

#### Release Date: 28/01/2020

## **Specification Sheet**

Manufacturers please note, we recommend that a sample is obtained to confirm suitability. Specifications subject to change without notice.E&OE. © Altronic Distributors Pty. Ltd. ABN 84 177 396 871


Altronics Part Number	Description	
Z 7006	16x2 Compact Blue LED Backlit Alphanumeric LCD	

## GENERAL SPECIFICATION

ITEM	DESCRIPTION						
Product No	SC1602PFFB-XA-GB-G						
	□ STN Gray Positive		l Yello sitive	ow Gre	en /		TN Blue legative
LCD Type	□ TN Negative			TN Pc	ositive	e	
	□ FSTN Negative	White & I	Black	FS'	TN Po	sitive	Black & White
Rear Polarizer	□ Reflective		Trans	flective		🗆 Tra	ansmissive
Backlight Type	□ NO B/L	LED		□ CCFL		C	⊐EL
Backlight Color	Green	Blue	ΠA	mber	□ V	Vhite	Blue Green
View Direction	6 O'clock			□ 12	2 O'cl	ock	
Temperature Range	Normal			□w	ïde		
Frame	Black			🗆 Si	lver		

#### **TO BE VERY CAREFUL !**

The LCD driver ICs are made by CMOS process, which are very easy to be damaged by static charge, make sure the user is grounded when handling the LCM.



## ABSOLUTE MAXIMUM RATING

(1) Electrical Absolute Ratings

Item	Symbol	Min.	Max.	Unit	Note
Power Supply for Logic	V <sub>DD</sub> -V <sub>SS</sub>	-0.3	7.0	Volt	
Power Supply for LCD	V <sub>DD</sub> -V <sub>O</sub>	-0.3	12.0	Volt	
Input Voltage	VI	-0.3	V <sub>DD</sub> /	Volt	
LED Power Dissipation	P <sub>AD</sub>	-	144	mW	
LED Forward current	I <sub>AF</sub>	-	40	mA	
LED Reverse Voltage	VR	-	5	V	

#### (2) Environmental Absolute Maximum Ratings

	Normal Temperature				Wide Temperature				
Item	Operating		Sto	Storage		Operating		rage	
	Min,	Max.	Min,	Max.	Min,	Max.	Min,	Max.	
Ambient Temperature	0°C	+50°C	-20°C	+70℃	-20°C	+70°C	-30°C	+80°C	
Humidity(without condensation)	Not	e 2,4	Not	e 3,5	Not	e 4,5	Not	e 4,6	

#### Note 2 Ta $\leq$ 50°C:80% RH max

	Ta>50°C: Absolute humidity must be low
Note 3	Ta at -20°C will be<48hrs at 70°C will be
Note 4	Background color changes slightly dependent
	is reversible.
Note 5	Ta≦70°C:75RH max

Ta>70°C: absolute humidity must be lower than the humidity of 75%RH at 70°C

Note 6 Ta at -30°C will be <48hrs, at 80 °C will be <120hrs when humidity is higher than 70%.

		1
r	_	۲
	-	2
	1	E

ver than the humidity of 85%RH at  $50^{\circ}$ C e <120hrs when humidity is higher than 70%. nding on ambient temperature. This phenomenon

## ELECTRICAL CHARACTERISTICS

Item	Symbol	Condition	Min.	Тур	Max.	Unit	note
Power Supply for Logic	$V_{DD}$ - $V_{SS}$	-	4.5	5.0	5.5	Volt	
Innut Valtaga	V <sub>IL</sub>	L level	0	-	0.6	Volt	
Input Voltage	V <sub>IH</sub>	H level	2.2	-	V <sub>DD</sub>	Volt	
LCM		Ta=0°C	-	-	-		
Recommend LCD Module	V <sub>DD</sub> -V <sub>O</sub>	Ta=25°C	4.2	4.5	4.8	Volt	
Driving Voltage		Ta=50℃	-	-	-		
Power Supply Current for LCM	I <sub>DD</sub>	$V_{DD} = 5.0V$ $V_{DD}-V_{O} = 4.5V$	-	2.0	3.0	mA	
LED Forward Voltage	V <sub>F</sub>	If=30 mA	-	3.2	3.6	Volt	
LED Forward Current	I <sub>F</sub>	×- *	-	30	-1	mA	
LED Reverse Current	I <sub>R</sub>	VR=5V	-	-	0.2	mA	

## **OPTICAL CHARACTERISTICS**

Item	Symbol	Condition	Min.	Тур	Max.	Unit	note
	$\Phi f(12 \text{ o'clock})$		-	20	-		
Viewing angle	$\Phi$ b(6 o'clock)	When $Cr \ge$		40	-	D	0.10
range	$\Phi$ l(9 o'clock)	1.4	-	30	-	Degree	9,10
	$\Phi$ r(3 o'clock)		-	30	-		
Rise Time	Tr			200			
Fall Time	Tf	V <sub>DD</sub> -V <sub>O</sub>	-	250		mS	
Frame frequency	Frm	=4.5V Ta=25°C	-2	64	-	Hz	8,10
Contrast	Cr		-	3.0	-		7
The Brightness Of Backlight	L		-	25	40	cd/m²	
Peak Emission Wavelength	λΡ	IF=30 mA	465	470	475	nm	

MECHANICAL SPECIFICATION				
SC1602P				
36.0(W)mm×10.0(H)m				
53.0(W)×20.0(H)×8.0 m				
0.33(W)mm×0.35(H)mr				
0.38(W)mm×0.40(H)mr				
16 characters (W)×2 lin				
1/16 Duty				
KS0066 or Equivalent				

## INTERFACE PIN ASSIGNMENT

Pin No.	Pin Out	Level	
1	VSS	0V	Power Supp
2	VDD	5V	Power Supp
3	Vo		Contrast Ac
4	RS	H/L	Register Se
5	R/W	H/L	Read / Writ
6	E	H,H→L	Enable Sigr
7	DB0	H/L	Data Bit 0
8	DB1	H/L	Data Bit 1
9	DB2	H/L	Data Bit 2
10	DB3	H/L	Data Bit 3
11	DB4	H/L	Data Bit 4
12	DB5	H/L	Data Bit 5
13	DB6	H/L	Data Bit 6
14	DB7	H/L	Data Bit 7
15	А	3.4V	LED Power
16	K	0V	LED Power


#### I

#### DESCRIPTION


m			
nax(D)			
m	* 1	n i sera	-
m			
nes (H)			
	1917 A. A. A. A.		

Description
· · · · · · · · ·
Rates and and

#### [Note 7] Definition of Operation Voltage (Vop)



#### [Note 8] Definition of Response Time (Tr, Tf)





#### **Conditions:**

**Operating Voltage : Vop** Frame Frequency : 64 Hz


Viewing Angle( $\theta$ ,  $\varphi$ ):  $0^{\circ}$ ,  $0^{\circ}$ Driving Wave form : 1/N duty, 1/a bias


#### [Note 9] Definition of Viewing Direction






#### [Note 11] Description of Measuring Equipment







## Transflective type



## **BLOCK DIAGRAM**





## POWER SUPPLY



Mode	Characteristics	Symbol	Min.	Тур.	Max.	Unit
	E Cycle Time	tc	1200	a _	-	ns
e	E Rise/Fall Time	tr,tr	-	-	25	ns
Iod	E Pulse Width (High,Low)	tw	140	-	-	ns
Write Mode	R/W And RS Setup Time	tsuı	0	-	-	ns
Wri	R/W And RS Hold Time	tнı	10	-	-	ns
	Data Setup Time	tsu2	40	-	-	ns
	Data Hold Time	tH2	10	-	-	ns
	E Cycle Time	tc	1200	-	-	ns
e	E Rise /Fall Time	tr,tr	-	-	25	ns
Iod	E Pulse Width(High, Low)	tw	140	-	-	ns
N p	R/W And RS Setup Time	tsu	0	-	-	ns
Read Mode	R/W And RS Hold Time	tн	10	-	-	ns
	Data Setup Time	to	-	-	100	ns
	Data Hold Time	tdн	10	-	-	ns

## **Read/Write Timing Chart**





				In	struct	ion co	de				E	Execution
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB	1 DB0		ime(fosc is 270 kHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write"20H"toDDRAM.and set DDRAM address to"00H" from AC	1.53mS
Return Home	0	0	0	0	0	0	0	0	1	*	Set DDRAM address to "00H " from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.53mS
Entry Mode	0	0	0	0	0	0	0	1	I/D	s	Assign cursor moving direction and make shift of entire display enable.	39 µS
Display ON/OFF	0	0	0	0	0	0	1	D	С	В	Set display(D), cursor(C),and blinking of cursor(B) on/off Control bit.	39 µS
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Set cursor moving and display Shift control bit, and the Direction, without changing DDRAM data.	39 µS
Function Set	0	0	0	0	1	DL	N	F	*	*	Set interface data length (DL:4- bit/8-bit),numbers of display line(N:1-line/2-line),display font type(F:5*8 dots/5*11 dots)	39 µS
Set CG RAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC	1 ACC	Set CGRAM address in address counter .	39 µS
Set DD RAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC	1 ACC	Set CGRAM address in address Counter.	39 µS
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC	1 ACC	Whether during internal Operation or not cat be known By reading BF. The contents of Address counter can also be read.	0 μS
Write Data to ram	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM) .	43 µS
Read Data From RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM) .	43 µS
			С	ode							Description Executed Time	e (max)
I/D=1 : Incre	ment			DL	=0:4-b	it				DDRA	A: Display Data RAM fcp or fose=250kHz	:
I/D=0 : Decre				N=	1 : 2 li	nes				CGRA	1: Character Generator RAM However, when	Frequency
S=1 : With di				N=	0 : 1 li	nes			- 1		GRAM Address changes,	
S/C=1 : Disp				F=	1:5×	11 dot	S		ADD:DDRAM Address Corresponds to execution			changes
S/C=0 : Curs		F=0:5 × 8 dols										
R/L=1 : Shift				BF	=1:Inte	ernal og	peratio	n is			dress Counter, used for both if fcp or fose is 270	kHz
R/L=0 : Shift	to the	left		bei	ng peri	formed			- 1		40µs × 250/270=37	μs ,
DL=1:8-bit				BF	=0 : In	structio	on acce	ptable		* : Inva	id.	

#### **COMMANDS DESCRIPTION Clear Display**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM Address to "00H" into AC (address counter). Return cursor to the original status .namely , bring the Cursor to the left edge on first line of the display . Make entry mode increment (I/D="1") .

#### **Return Home**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	*

Return Home is cursor return home instruction . Set DDRAM address to "00H" into the address Counter . Return cursor to its original site and return display to its original status, if shifted . Content of DDRAM is not changed .

#### **Entry Mode Set**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	S

Set the moving direction of cursor and display.

#### I/D : Increment/ decrement of DDRAM address (cursor or blink)

When I/D= "High", cursor/blink moves to right and DDRAM address is increased by 1. When I/D= "Low", cursor/blink moves to left and DDRAM address is increased by 1. \*CGRAM operates the same as DDRAM, when read from or write to CGRAM.

#### S: Shift of entire display

When DDRAM read (CGRAM read/write) operation or S = "Low", shift of entire display is not performed . If S = "High" and DDRAM write operation , shift of entire display is performed according to I/D value (I/D ="1", shift left, I/D = "0": shift right).

#### **Display ON/OFF Control**

_	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	0	0	0	0	1	D	С	В

Control display/cursor/blink ON/OFF 1 bit register . D : Display ON/OFF control bit When D = "High", entire display is turned on. When D = "Low", display is turned off, but Display data is remained in DDRAM. C : Cursor ON/OFF control bit When C ="High", cursor is turned on. When C = "Low", cursor is disappeared in current display, but I/D register remains its data. B : Cursor Blink ON/OFF control bit When B = "High", cursor blink is on, that performs alternate between all the high data and When B = "Low", blink is off.

#### **Cursor or Display Shift**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	*	*

Without writing or reading of display data, shift right /left cursor position or display. This instruction is used to correct or search display data . (Refer to Table 4 ) During 2-line mode display, cursor moves to the 2<sup>nd</sup> line after 40<sup>th</sup> digit of 1<sup>st</sup> line. Note that display shift is performed simultaneously in all the line. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by 1.
0	1	Shift cursor to the right, AC is increased by 1.
1	0	Shift all of the display to the left, cursor moves according to the display.
1	1	Shift all of the display to the right, cursor moves according to the display.

#### **Function Set**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	Ó	0	DL	N	F	*	*

#### DL : Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit mode with MPU. So to speak, DL is a signal to select 8-bit Or 4-bit bus mode. When 4-bit bus mode, it needs to transfer 4-bit data by two times.

#### N : Display line number control bit

When N = "Low", it means 1-line display mode.

When N = "High", 2-line display mode is set.

#### F: Display font type control bit

When F ="Low", it means 5\*8 dots format display mode When F ="High", 5\*11 dots format display mode.

#### Set CG RAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

#### Set DD RAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N=0), DDRAM address is from "00H" to "4FH". In 2-line display mode (N = 1), DDRAM address in the  $1^{st}$  line is from "00H" to "27H", and DDRAM address in the  $2^{nd}$  line is from "40H" to "67H".

#### **Read Busy Flag and Address**

_				DB6						
	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether KS0066U is in internal operation or not . If the resultant BF is High,

It means the internal operation is in progress and you have to wait until BF to be Low , and then the Next instruction can be performed . In this instruction you can read also can read also the value of address counter .

#### Write Data RAM

RS	R/W		DB6	220	22.	225	DB2		DDU
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM . The selection of RAM form DDRAM , CGRAM , is set by the previous address set instruction : DDRAM address set , CGRAM address set . RAM set instruction can also determine the AC direction to RAM . After write operation , the address is automatically increased/decreased by 1 , according to the entry mode .

#### **Read Data to RAM**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM . The selection of RAM is set by the previous address set instruction . If address set instruction of RAM is not performed before this instruction , the data that read first is invalid , because the Direction of AC is not determined . If you read RAM data several times without RAM address set instruction before read operation , you can get correct RAM data from the second , but the first data would be incorrect , because there is no time margin to transfer RAM data . In case of DDRAM read operation , cursor shift instruction plays the same role as DDRAM address Counter is automatically increased/decreased by 1 according to the entry mode .After CGRAM read Operation , display shift may not be executed correctly .

**NOTE** : In case of RAM write operation, after this AC is increased/decreased by 1 like read Operation. In this time, AC indicates the next address position, but you can read only the previous Data by read instruction.

### **DD RAM ADDRESSING**

For 10\*4 Display

Character DD RAM

# Address

#### 2 3 4 5 1 7 9 10 6 8 00 01 02 06 07 08 09 03 04 05 40 44 46 47 48 49 41 42 43 45 0A 0B0D 0C 0E 0F 11 12 13 10 5A 5B 5C 5D 5E 52 5F 50 51 53

#### For 16\*1 Display

Character DD RAM	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
Address	00	01	02	03	04	05	06	07	40	41	42	43	44	45	46	47	-

#### For 16\*2 or 8\*2 Display

			~													
Character	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
DD RAM	00	01	02	03	04	05	06	07	8	9	0A	0B	0C	0D	0E	0F
Address	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F

#### For 16\*4 Display

Character DD RAM Address

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F
10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
50	51	52	53	54	55	56	57	58	59	5A	5B	5C	5D	5E	5F

#### For 20\*2 Display

Chamatan	1	2	3	4	5	6	7	8	9	10	 	17	18	19	20
Character DD RAM	00	01	02	03	04	05	06	07	08	09	 	10	11	12	13
Address	40	41	42	43	44	45	46	47	48	49	 	50	51	52	53

#### For 20\*4 Display

		5													
	1	2	3	4	5	6	7	8	9	10	 	17	18	19	20
Character	00	01	02	03	04	05	06	07	08	09	 	10	11	12	13
DD RAM Address	40	41	42	43	44	45	46	47	48	49	 	50	51	52	53
	14	15	16	17	18	19	1A	1B	1C	1D	 	24	25	26	27
	54	55	56	57	58	59	5A	5B	5C	5D	 	64	65	66	67

#### For 40\*2 Display

		_													
Character	1	2	3	4	5	6	7	8	9	10	 	37	38	39	40
DD RAM	00	01	02	03	04	05	06	07	08	09	 	24	25	26	27
Address	40	41	42	43	44	45	46	47	48	49	 	64	65	66	67

#### For 40\*4 Display

Character DD RAM Address

Е	1	2	3	4	5	6	7	8	9	10		 37	38	39	40
E1	00	01	02	03	04	05	06	07	08	09	·	 24	25	26	27
EI	40	41	42	43	44	45	46	47	48	49		 64	65	66	67
E2	00	01	02	03	04	05	06	07	08	09		 24	25	26	27
ĽΖ	40	41	42	43	44	45	46	47	48	49		 64	65	66	67

	C	G	RA	M	Μ	AF	PI	N	ŗ														
					Code data				С	GF	RAN	1 Ad	ldres	SS				RA					
7 Hi	6 gh	5	4	3	2	1 L	0 ow		5 Hig	4 gh	3	2	1 Lo	0 w	7 Hig	6 sh	5	4	3	2	1 L	0 ow	
0	0	0	0	*	0	0	0	-	0	0	0	0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	*	*	*	0 1 0 1 0 0 0 0	1 0 1 1 0 0 0	1 0 1 0 1 0 0 0 0	0 1 0 1 0 0 0 0	0 0 0 0 0 0 0 0 0	←Character Pattern ←Cursor
0	0	0	0	*	0	0	1		0	0	1	0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	*	*	*	1 1 1 1 1 1 1 0	1 0 0 0 0 1 0	1 0 1 1 1 0 1 0	1 0 1 0 0 1 0 0 1 0	1 1 1 1 1 1 1 0	←Character Pattern ←Cursor
																				:			
0	0	0	0	*	-1	-1	- 1		-1-	- 1	. 1	0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	*	*	*	1 1 1 1 1 1 1 0	1 0 1 0 0 0 1 0	1 0 1 0 1 0 1 0	1 0 0 1 0 1 0	1 1 1 1 1 1 1 1 0	<-Character Pattern <-Cursor

## CHARACTER FONT TABLE

Lister 4 hr	1111	LLEH	LE.H.	шян	1.计道道。	HIRL	LENN.	ынн	HI1.	нлн	BLFA.	HILLER	HHLL.	нні.н	HI EIL	1-11-11-11
4 Las																
LLLL																
LLLB																
k. a. ti L																
1-1-1-1-5																
LIBLL																
L. 19 L. 14																
LHHL																
LHHB																
HLLL																
HLLH																
HLHL																
HLHH																
ныгг																
H181.H																
нені.																
нынв																